GE DS200TCCAG2AJB Mark V Analog Input Modules
Manufacturer: GE Fanuc
-
Part Number: DS200TCCAG2AJB
Condition：New with Original Package
Product Type: Analog Input Modules
-
Country of Origin: USA
Payment:T/T, Western Union
Shipping port: Xiamen
Warranty: 12 months
GE DS200TCCAG2AJB Mark V Common Analog I/O Board
The GE DS200TCCAG2AJB serves as the primary DS200TCCA Common Analog I/O Board utilized to execute analog signal conditioning and data processing tasks across Mark V Speedtronic Turbine Control platforms. Configured for real-time process monitoring, the card conditions high-density sensor signals—including thermocouple, RTD, milliamp currents, and shaft voltage/current metrics—before passing data to the master control processor via two 50-pin interface blocks.
Hardware Specifications
| Parameter | Specification |
|---|---|
| Model | DS200TCCAG2AJB |
| Brand | General Electric (GE) |
| Origin | Factory standard |
| Weight | 0.25 kg (1.00 lbs) |
| Dimensions | 178 x 101 x 30 mm |
| Operating Temp | -20 to +60 deg C |
| Power Consumption | Sustained via backplane distribution logic |
| Processor | Single 80196 microprocessor |
| Memory Configuration | Multiple PROM modules for firmware storage |
| Signal Input Ranges | +/-5 V, +/-10 V, 4-20 mA |
| Pin Connectors | Two 50-pin connectors (JCC & JDD) |
| Circuit Protection | Conformal coating over multi-layer PCB |
| Isolation Barrier | Optocoupler and galvanic isolation |
| Configuration Elements | Jumpers for signal scaling and setup |
| Revision Level | G2AJB (backward compatible with earlier G2 variants) |
Industrial Control & Backplane Architecture
The multi-layer PCB uses an internal single 80196 microprocessor to manage analog calculation parameters directly at the module layer. The architecture implements onboard optocoupler isolation pathways to shield internal data lines from common-mode voltage fluctuations present across the 4-20 mA networks. Hardwired configuration jumpers allow physical scaling adjustments for different voltage and current input baselines. Data transfers occur synchronously over the backplane bus, while multiple PROM firmware modules ensure matching code execution with the legacy Mark V rack assembly.
Frequently Asked Questions
Q: How does the G2AJB revision code impact system configuration during replacement procedures?
A: The G2AJB revision code indicates specific factory hardware updates that remain backward compatible with older G2 base boards, permitting physical exchange without altering the backplane bus licenses.
Q: Can the analog signal jumpers be repositioned while the turbine controller is running?
A: No, jumpers must be physically altered only when the system is completely de-energized. Changing configuration blocks under power causes instrumentation spikes and unexpected processor faults.
Q: What mechanisms monitor the logic stability and diagnostic status of this card?
A: The board features integrated diagnostic LEDs that show visual real-time performance states for power levels and active communication paths across the JCC and JDD connectors.
Field Installation Guidelines
- Verify that all associated field signals, loop power supplies, and base rack voltages are turned off before beginning any physical extraction work.
- Wear a grounded anti-static wrist strap and handle the assembly by its plastic edges to avoid discharging static electricity into the microprocessors or PROM chips.
- Match the placement of all onboard configuration jumpers with the documentation from the existing legacy board before mounting the unit.
- Insert both 50-pin ribbon cable plugs directly into the JCC and JDD header connectors, making sure the side alignment clips engage properly.